


CPCI SYN

SYNCHRONIZATION BOARD BETWEEN RACK



CompactPCI®
PXI

This board has been developed for application where several PXIs rack have to be synchronized.

It provides the emission/reception of gating pulses in real time environments.

Status LEDs allow to visualize the general functioning of the system.

- ◆ 2 inputs GATIN PULSE RS485
- ◆ 2 RS 485 sync. tick inputs
- ◆ 2 outputs GATIN PULSE RS485
- ◆ Emission/Reception of PXI trigger on connector P2
- ◆ Board status provided by LEDs

SPECIFICATIONS*

| ENVIRONMENT | |
|-----------------------|--|
| Operating temperature | - 20°C to + 70°C |
| Storage temperature | - 25°C to + 85°C |
| Relative humidity | 90 % non condensing |
| EUROPEAN STANDARD | |
| | CE Compliance (EMC - EN 61326 - EN 55011 Class A) ROHS - 2002/95/EC |

**Specifications given for 25°C*

ORDERING INFORMATION

| | |
|-----------------|------------------------------------|
| CPCI SYN | Synchronization board between rack |
|-----------------|------------------------------------|

APPLICATIONS


ADAS™

CONTACT:
Email: mail@adas.fr
Tel.: 33.1.41.87.30.00
www.adas.fr

Title :
Titre :

CPCI SYN
English documentation

Edition : 1 (Document creation - *Création du document*)

Written by B. THOUËNON on 27/17 Visa 

Revised by D. PIMONT on 27/17 Visa

Approved by B. THOUËNON on 27/17 Visa

Warning : Unless otherwise stated, this revision overwrites the previous one which must be destroyed, along with any copies given to your collaborators.

Avertissement : En l'absence d'indication contraire, cette nouvelle édition annule et remplace l'édition précédente qui doit être détruite, ainsi que les copies faites à vos collaborateurs.

| Edition <i>Edition</i> | Nature of the modifications (key words) <i>Nature des évolutions (mots clés)</i> | Written <i>Rédigé</i> | Revised/Approved <i>Revu/Approuvé</i> |
|----------------------------------|--|---------------------------------|---|
| 2 | | by _____ on _____ Visa | by _____ on _____ Visa |
| 3 | | by _____ on _____ Visa | by _____ on _____ Visa |
| 4 | | by _____ on _____ Visa | by _____ on _____ Visa |
| 5 | | by _____ on _____ Visa | by _____ on _____ Visa |
| 6 | | by _____ on _____ Visa | by _____ on _____ Visa |

DOCUMENT ARCHIVED No Yes on _____
DOCUMENT ARCHIVE

Δ ed. .. [] = Document input/output (*Entrée/sortie modification de la documentation*)
ed. .. [] = Board new function input/output (*Entrée/sortie nouvelle fonctionnalité du produit*)



NOTES :

CPCI SYN

SUMMARY

| | | |
|------------------------------|-------------------------------------|-----------|
| Chapter A | Presentation | 4 |
| A.1. | Wiring and interconnection..... | 4 |
| Chapter B | Operation | 5 |
| Chapter C | Configuration Switches | 6 |
| C.1. | S1 Switches | 6 |
| C.2. | S2 switches..... | 7 |
| Chapter D | Signalling | 9 |
| Chapter E | Connectors | 10 |
| E.1. | J1; J2..... | 10 |
| E.2. | J3 ; J4..... | 10 |
| E.3. | CPCI J2 Pins Used | 11 |
| Appendix | | 13 |
| CONFIGURATION DRAWING | | 13 |
| EQUIPMENT DRAWING | | 13 |

The **CPCI SYN** board is a Compact Pci board for cross-rack synchronization.

It contains:

- 2 RS 485 sync. tick inputs and 2 RS 485 sync. tick outputs
- one trigger interface (for triggers received/sent) – PXI on P2
- status LEDs

Designed for applications with multiple **CPCI** racks, this board will be used to receive and send sync. signals in real-time environments.

Status LEDs indicate the general performance of the system.

A.1. Wiring and interconnection

If the reader wishes it, application examples of interconnections are given in the chapter Other Services "Wiring and Config" on our Web site.

The **CPCI SYN** board will be used to send and receive sync. signals for multi-rack applications.

Several operating modes are available.

The sync. signals are received on front panel **J1** and **J2** connectors, and are redirected to **J3** and **J4** connectors and backplane PXI triggers.

Backplane **PXI** triggers are bidirectional, which means that the sync. signals can either be sent from a board within the rack that generates the sync. signals (input triggers), or be sent through the backplane to the boards that need to be synchronized (output triggers).

The **CPCI SYN** board has several switches for configuring input & output triggers and operating modes.

Chapter C

Configuration Switches

C.1. S1 Switches

S1 switches are used to select which signals will be sent to backplane PXI triggers.

SWT 01 (1) and SWT 02 (2) are for PXI trigger 0


SWT 11 (3) and SWT 12 (4) are for PXI trigger 1

SWT 21 (5) and SWT 22 (6) are for PXI trigger 2

Signal sent to PXI output triggers

| SWT x 2 | SWT x 1 | TRIGGER OUT |
|---------|---------|--------------------|
| OFF | OFF | Disabled |
| OFF | ON | RX1 signal from J1 |
| ON | OFF | RX2 signal from J2 |
| ON | ON | Trigger IN |

PXI TRIGGER OUT BLOCK DIAGRAM



Note: One input trigger cannot be redirected to the same trigger's output.

C.2. S2 switches

S2 switches (1 - 4) let you select which backplane **PXI** input triggers will be redirected to **J3** and/or **J4** outputs.

- S01(1) and S02(2) select which backplane **PXI** input trigger will be redirected to **J3** connector.

J3 OUTPUT

| S02(2) | S01(1) | |
|--------|--------|---------------------|
| OFF | OFF | TRIGGER PXI IN 0 |
| OFF | ON | TRIGGER PXI IN 1 |
| ON | OFF | TRIGGER PXI IN 2 |
| ON | ON | TRIGGER PXI IN STAR |

Note: One signal sent to **J1** input connector disables **PXI** input triggers; the signal is redirected from **J1** to **J3** connector.

- S11(3) and S12(4) select which backplane **PXI** input trigger will be redirected to **J4** connector


J4 OUTPUT

| S12(4) | S11(3) | |
|--------|--------|---------------------|
| OFF | OFF | TRIGGER PXI IN 0 |
| OFF | ON | TRIGGER PXI IN 1 |
| ON | OFF | TRIGGER PXI IN 2 |
| ON | ON | TRIGGER PXI IN STAR |

Note: One signal sent to **J2** input connector disables **PXI** input triggers; the signal is redirected from **J2** to **J4**

(provided SW5 et SW6 are not OFF)

PXI TRIGGER IN BLOCK DIAGRAM



Switches SW5 (R012) and SW6 (R034) are used to redirect **J1** and **J2** input signals to J3 and J4.

| SW5 | SW6 | |
|------------|------------|------------------------|
| ON | ON | J1 -> J3 J2 -> J4 |
| OFF | ON | J2 -> J3 & J4 |
| ON | OFF | J1 -> J3 & J4 |
| OFF | OFF | J1 & J2 OFF -> J3 & J4 |

Each front panel connector is coupled to 3 LEDs:

- 1 green : S
- 1 yellow : R
- 1 red: D


Green LEDs (Signal) are on when a signal is sent to **J1** or **J2** and redirected to **J3** or **J4**.

Yellow LEDs (Redundant) are on when using SW5 and SW6 to send *redundant* signals from **J1**, **J2** to **J3**, **J4**.

Red LEDs (Fault) are on when you plug a cable into **J1** or **J2** and no signal is present.

E.1. J1; J2

RS 485 differential inputs




FRONT VIEW

| PIN | SIGNAL |
|-----|------------------|
| 1 | + IN |
| 2 | - IN |
| 3 | Cable IN sensing |

E.2. J3 ; J4


RS 485 differential outputs



FRONT VIEW


| PIN | SIGNAL |
|-----|-------------------|
| 1 | + OUT |
| 2 | - OUT |
| 3 | Cable OUT sensing |

E.3. CPCI J2 Pins Used



CPCI J2 PIN ASSIGNMENT
Female connector
Used pins in **bold**

| PIN | ROW Z | ROW A | ROW B | ROW C | ROW D | ROW E | ROW F |
|-----|-------|------------------|------------------|------------------|------------------|------------------|------------|
| 22 | NC | PXI_RSVA22 | PXI_RSVB22 | PXI_RSVC2 2 | PXI_RSVD22 | PXI_RSVE22 | GND |
| 21 | NC | PXI_LBR0 | GND | PXI_LBR1 | PXI_LBR2 | PXI_LBR3 | GND |
| 20 | NC | PXI_LBR4 | PXI_LBR5 | PXI_LBL0 | GND | PXI_LBL1 | GND |
| 19 | NC | PXI_LBL2 | GND | PXI_LBL3 | PXI_LBL4 | PXI_LBL5 | GND |
| 18 | NC | PXI_TRIG3 | PXI_TRIG4 | PXI_TRIG5 | GND | PXI_TRIG6 | GND |
| 17 | NC | PXI_TRIG2 | GND | PRST# | PXI_STAR | PXI_CLK10 | GND |
| 16 | NC | PXI_TRIG1 | PXI_TRIG0 | DEG# | GND | PXI_TRIG7 | GND |
| 15 | NC | PXI_BRVA15 | GND | FAL# | PXI_LBL6 | PXI_LBR6 | GND |
| 14 | NC | AD[35] | AD[34] | AD[33] | GND | AD[32] | GND |
| 13 | NC | AD[38] | GND | | AD[37] | AD[36] | GND |
| 12 | NC | AD[42] | AD[41] | AD[40] | GND | AD[39] | GND |
| 11 | NC | AD[45] | GND | | AD[44] | AD[43] | GND |
| 10 | NC | AD[49] | AD[48] | AD[47] | GND | AD[46] | GND |
| 9 | NC | AD[52] | GND | | AD[51] | AD[50] | GND |
| 8 | NC | AD[56] | AD[55] | AD[54] | GND | AD[53] | GND |
| 7 | NC | AD[59] | GND | | AD[58] | AD[57] | GND |
| 6 | NC | AD[63] | AD[62] | AD[61] | GND | AD[60] | GND |
| 5 | NC | C/BE[5]# | GND | | C/BE[4]# | PAR64 | GND |
| 4 | NC | | PXI_BBRVB4 | C/BE[7]# | GND | C/BE[6]# | GND |
| 3 | NC | PXI_LBR7 | GND | PXI_LBR8 | PXI_LBR9 | PXI_LBR10 | GND |
| 2 | NC | PXI_LBR11 | PXI_LBR12 | SYSEN# | PXI_LBL7 | PXI_LBL8 | GND |
| 1 | NC | PXI_LBL9 | GND | PXI_LBL10 | PXI_LBL11 | PXI_LBL12 | GND |






TRIGGER SYNCHRONISATION


Appendix

CONFIGURATION DRAWING

EQUIPMENT DRAWING



| | | | |
|---|--|--|--|
| <p>INDICE DE REVISION: <u>A,O</u></p> <p>REAL/REV: _____ LE: _____ VISA: _____</p> <p>APPROUVE: _____ LE: _____ VISA: _____</p> | <p>Ech: 1</p>  <p>PLAN: 1/1</p> | <p>ZAC - 9, rue Georges Besse 78330 FONTENAY LE FLEURY - FRANCE</p> <p>Tel: (33) 1 30 58 90 09 - Fax: (33) 1 30 58 21 33 e-mail: mail@adas.fr - http://www.adas.fr</p> |  <p>CLIENT: ADAS REF: xxxxxxxx</p> <p>FAMILLE: CPCI</p> |
| <p>CREATION DU DOCUMENT: <u>A,O</u></p> <p>REAL/REV: <u>MAO</u> LE: <u>20/03/2007</u></p> | <p>PLAN DE CONFIGURATION</p> | | <p>NOM: <u>CPCISYN</u></p> |



INDICE DE REVISION: A,0

REAL/REV: _____ LE: _____ VISA: _____

APPROUVE: _____ LE: _____ VISA: _____

Ech: 1

PLAN: 1/1

ZAC - 9, rue Georges Besse
78330 FONTENAY LE FLEURY - FRANCE
Tel: (33) 1 30 58 90 09 - Fax: (33) 1 30 58 21 33
e-mail: mail@adas.fr - http://www.adas.fr

CLIENT: ADAS
REF: xxxxxxxx

ADAS
—electronique—

FAMILLE: CPC1

CREATION DU DOCUMENT: A,0

REAL/REV: MA0 LE: 20/03/2007

PLAN D'EQUIPEMENT

NOM: CPC1SYN